



Cover Sheet and Revision Status

版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0 2.0	20160004 20190016	Mar. 22, 2016 Sep. 02, 2019	New issue EOL 24L SSOP-150mil	Hank Lin Hank Lin



<input type="checkbox"/>	Description	1
<input type="checkbox"/>	Feature	1
<input type="checkbox"/>	Product Family	1
<input type="checkbox"/>	Pin Assignment.....	2
<input type="checkbox"/>	Typical Operating Circuits.....	2
<input type="checkbox"/>	Pin Description	2
<input type="checkbox"/>	Equivalent Circuits of I/O Pins	3
<input type="checkbox"/>	Absolute Maximum Ratings ($T_a=25\text{ }^\circ\text{C}$, $T_j(\text{max}) = 150\text{ }^\circ\text{C}$).....	3
<input type="checkbox"/>	Electrical Characteristics ($V_{DD} = 3.3\text{ V}$, $T_a = 25\text{ }^\circ\text{C}$ unless otherwise noted)	4
<input type="checkbox"/>	Electrical Characteristics ($V_{DD} = 5.0\text{ V}$, $T_a = 25\text{ }^\circ\text{C}$ unless otherwise noted)	5
<input type="checkbox"/>	Switching Characteristics ($V_{DD} = 3.3\text{ V}$, $T_a = 25\text{ }^\circ\text{C}$ unless otherwise noted)	6
<input type="checkbox"/>	Switching Characteristics ($V_{DD} = 5.0\text{ V}$, $T_a = 25\text{ }^\circ\text{C}$ unless otherwise noted)	7
<input type="checkbox"/>	Timing Waveform.....	8
<input type="checkbox"/>	Order Information	13
<input type="checkbox"/>	Package Outline	14

■ Description

The CS8817, 16-channel constant current LED driver with double latch display technology, is suitable for any static and dynamic applications. The distinctive double latch technology enhances the visual refresh rate and low grayscale uniformity by increasing LED utilization rate. And the ghost image abatement is designed to eliminate ghosting of multiplexing LED modules due to parasitic capacitors.

The device operates over a 3.3V to 5V input voltage range ($\pm 10\%$) and provides 16 open-drain constant current sinking outputs that are rated to 17V and delivers up to 45mA of high accuracy current to each string of LED. The current at each output is programmable by means of an external current-sensing resistor.

The CS8817's on-board pass elements minimize the need for external components, while at the same time, providing $\pm 3\%$ channel current accuracy and $\pm 4\%$ chip current accuracy. Additional features include a $\pm 0.1\%$ regulated output current capability. The CS8817 is available in a 24L SSOP-236mil package and specified over the -40°C to $+85^{\circ}\text{C}$ ambient temperature range.


■ Feature

- 3.3V ~ 5.0V Operating supply voltage ($\pm 10\%$)
- 5~45mA/5V Constant current output range
- 5~30mA/3.3V Constant current output range
- 17V Rated output channels for long LED strings
- $\pm 3\%$ (max.) Current accuracy between channels
- $\pm 4\%$ (max.) Current accuracy between chips
- $\pm 0.1\%$ Output current regulation capability
- Double latch display technology (Patent approved)
- Visual refresh rate, LED utilization rate, grayscale level and low brightness uniformity are better than conventional pure drivers
- Current setting by one external resistor
- Ghost image abatement
- High HBM ESD protection (Iout pin > 8000V)
- -40°C to $+85^{\circ}\text{C}$ Ambient temperature range


■ Product Family

CS8817AF ----- 24SSOP (236mil, 1.0mm lead-pitch)

■ Pin Assignment



■ Typical Operating Circuits




■ Pin Description


Pin No.	Pin Name	Function
1	GND	GND Pin.
2	DI	Serial input data pin.
3	DCK	Clock input terminal for shift register, rising edge trigger.
4	LAT	Input terminal of data strobe.
5~20	OUT0~OUT15	16 constant current output pin to drive common anode LEDs.
21	ENB	Data output enable pin, when ENABLE=High-level, all OUT0~OUT15 are turned off, and when ENABLE=Low-level, all OUT0~OUT15 are enabled.
22	DO	Serial data output pin for cascade operation.
23	REXT	The external resistor connection pin to adjust the output current.
24	VDD	3.3V~5.5V supply voltage pin.

■ Equivalent Circuits of I/O Pins

DCK, DI, LAT, ENB terminals



DO terminal



■ Absolute Maximum Ratings ($T_a=25\text{ }^\circ\text{C}$, $T_j(\text{max}) = 150\text{ }^\circ\text{C}$)

Characteristics	Symbol	Rating	Unit
Supply Voltage	VDD	-0.3~7.0	V
Input Voltage	VIN	-0.3 to VDD+0.3	V
Output Current	IOUT	45	mA
Output Voltage	VOUT	-0.3 to 17	V
GND Pin Current	IGND	800	mA
Clock Frequency	FDCK	30	MHz
Thermal Resistance (On PCB)	Rth(j-a)	24L SSOP-236mil : 57.7	$^\circ\text{C}/\text{W}$
Operating Temperature	Top	-40 to 85	$^\circ\text{C}$
Storage Temperature	Tstg	-55 to 150	$^\circ\text{C}$

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only and functional operation of the device at these or any other condition beyond those specified is not supported.

(2) All voltage values are with respect to ground terminal.



■ **Electrical Characteristics** ($V_{DD} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise noted)

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	V_{IH}	CMOS logic level	$0.7V_{DD}$	—	V_{DD}	V
Input Voltage "L" Level	V_{IL}	CMOS logic level	GND	—	$0.3V_{DD}$	
Output Leakage Current	ILK	$V_{OUT} = 17\text{ V}$	—	—	0.1	uA
Output Voltage (DO)	VOL	$I_{OL} = 1\text{ mA}$	—	—	0.4	V
	VOH	$I_{OH} = 1\text{ Ma}$	$V_{DD}-0.4$	—	—	
Output Current Skew (Channel-to-Channel)	dIOUT1	$V_{OUT} = 1.0\text{V}$ $R_{\text{rext}} = 0.94\text{ K}\Omega$	—	± 1.0	± 3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT2		—	± 1.0	± 4.0	%
Output Current Skew (Channel-to-Channel)	dIOUT3	$V_{OUT} = 1.0\text{ V}$ $R_{\text{rext}} = 6.4\text{ K}\Omega$	—	± 1.5	± 3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT4		—	± 1.5	± 4.0	%
Output Voltage Regulation	$\% / V_{OUT}$	$R_{\text{rext}} = 0.94\text{ K}\Omega$, $V_{OUT} = 1\text{V} \sim 3\text{V}$	—	± 0.1	—	% / V
Supply Voltage Regulation	$\% / V_{DD}$	$R_{\text{rext}} = 0.94\text{ K}\Omega$, $V_{DD} = 3\text{V} \sim 5.5\text{V}$	—	± 0.7	± 1	
Supply Current	$I_{DD1(\text{off})}$	input signal is static $R_{\text{rext}} = 3.69\text{ K}\Omega$ all outputs turn off	—	1.6	—	mA
	$I_{DD2(\text{on})}$	input signal is static $R_{\text{rext}} = 3.69\text{ K}\Omega$ all outputs turn on	—	2.5	—	
	$I_{DD3(\text{off})}$	input signal is static $R_{\text{rext}} = 0.94\text{ K}\Omega$ all outputs turn off	—	4.5	—	
	$I_{DD4(\text{on})}$	input signal is static $R_{\text{rext}} = 0.94\text{ K}\Omega$ all outputs turn on	—	5.5	—	

■ **Electrical Characteristics** ($V_{DD} = 5.0\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise noted)


CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Input Voltage "H" Level	VIH	CMOS logic level	0.7VDD	—	VDD	V
Input Voltage "L" Level	VIL	CMOS logic level	GND	—	0.3VDD	
Output Leakage Current	ILK	VOUT = 17 V	—	—	0.1	uA
Output Voltage (DO)	VOL	IOL = 1 mA	—	—	0.4	V
	VOH	IOH = 1 mA	VDD-0.4	—	—	
Output Current Skew (Channel-to-Channel)	dIOUT1	VOUT = 1.0 V R _{rext} = 0.94 K Ω	—	± 1.0	± 3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT2		—	± 1.0	± 3.0	%
Output Current Skew (Channel-to-Channel)	dIOUT3	VOUT = 1.0 V R _{rext} = 3.69 K Ω	—	± 1.5	± 3.0	%
Output Current Skew (Chip-to-Chip)	dIOUT4		—	± 1.5	± 4.0	%
Output Voltage Regulation	% /VOUT	R _{rext} = 0.94 K Ω , VOUT = 1 V ~ 3 V	—	± 0.1	—	% / V
Supply Voltage Regulation	% /VDD	R _{rext} = 0.94 K Ω , VDD = 3 V ~ 5.5 V	—	± 0.6	± 1	
Supply Current	I _{DD1(off)}	input signal is static R _{rext} = 3.69 K Ω all outputs turn off	—	1.6	—	mA
	I _{DD2(on)}	input signal is static R _{rext} = 3.69 K Ω all outputs turn on	—	2.5	—	
	I _{DD3(off)}	input signal is static R _{rext} = 0.94 K Ω all outputs turn off	—	4.5	—	
	I _{DD4(on)}	input signal is static R _{rext} = 0.94 K Ω all outputs turn on	—	5.5	—	

■ **Switching Characteristics** ($V_{DD} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$ unless otherwise noted)

CHARACTERISTIC		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay (‘L’ to ‘H’)	ENB-to-OUT0	tpLH1	$V_{IH} = V_{DD}$ $V_{IL} = GND$ $R_{\text{ext}} = 1820\ \Omega$ <input type="checkbox"/> $V_L = 5.0\text{ V}$ $R_L = 330\ \Omega$ <input type="checkbox"/> $CL = 13\text{ pF}$	—	—	—	ns
	DCK-to-DO	tpLH3		—	35	—	
Propagation Delay (‘H’ to ‘L’)	ENB-to-OUT0	tpHL1		—	—	—	
	DCK-DO	tpHL3		—	35	—	
Pulse Duration	ENB	$t_{w(\text{ENB})}$		120	—	—	
	LAT	$t_{w(\text{LAT})}$		20	—	—	
	DCK	$t_{w(\text{DCK})}$		15	—	—	
Setup Time	LAT	$t_{\text{su}(\text{LAT})}$		5	—	—	
	DI	$t_{\text{su}(\text{DI})}$		3	—	—	
Hold Time	LAT	$t_{\text{h}(\text{LAT})}$		20	—	—	
	DI	$t_{\text{h}(\text{DI})}$		4	—	—	
DO Rise Time		$t_{\text{r}(\text{DO})}$		—	20	—	
DO Fall Time		$t_{\text{f}(\text{DO})}$		—	20	—	
Output Voltage Rise Time (turn-off)		tor		—	55	—	
Output Voltage Fall Time (turn-on)		tof	—	50	—		

■ **Switching Characteristics** ($V_{DD} = 5.0\text{ V}$, $T_a = 25\text{ }^\circ\text{C}$ unless otherwise noted)


CHARACTERISTIC		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay ('L' to 'H')	ENB-to-OUT0	tpLH1	$V_{IH} = V_{DD}$ $V_{IL} = GND$ $R_{\text{rext}} = 1820\ \Omega$ $V_L = 5.0\text{ V}$ $R_L = 330\ \Omega$ $C_L = 13\text{ pF}$	—	—	—	ns
	DCK-to-DO	tpLH3		—	24	—	
Propagation Delay ('H' to 'L')	ENB-to-OUT0	tpHL1		—	—	—	
	DCK-DO	tpHL3		—	24	—	
Pulse Duration	ENB	$t_{w(\text{ENB})}$		80	—	—	
	LAT	$t_{w(\text{LAT})}$		20	—	—	
	DCK	$t_{w(\text{DCK})}$		15	—	—	
Setup Time	LAT	$t_{su(\text{LAT})}$		5	—	—	
	DI	$t_{su(\text{DI})}$		3	—	—	
Hold Time	LAT	$t_{h(\text{LAT})}$		20	—	—	
	DI	$t_{h(\text{DI})}$	4	—	—		
DO Rise Time		$t_{r(\text{DO})}$	—	15	—		
DO Fall Time		$t_{f(\text{DO})}$	—	15	—		
Output Voltage Rise Time (turn-off)		t_{or}	—	35	—		
Output Voltage Fall Time (turn-on)		t_{of}	—	35	—		




Switching Characteristics Test Circuit

■ Timing Waveform


DCK-DI, DO



DCK-LAT




ENB-VOUT



Ghost Image Abatement


CS8817 provides internal pre-charge circuit to reduce ghost phenomenon of multiplexing display due to parasitic capacitors. When ENB=high, the voltage of output channels will be pulled high from the rising edge of LAT signal to the falling edge of ENB signal (T_{ghost}), so the reverse bias would only happened in T_{ghost} . Such design can prevent LED damage due to the reverse bias for long time. In T_{ghost} , the high voltage on the parasitic capacitor prevents the inrush current resulting from turning on the switching PMOS of next scan line. (It is recommended to let $T_{ghost} \geq 2000ns$, where SW signal is the multiplexing switch signal.)




Double Latch Display Technology

CS8817 adopts the new double latch display technology to enhance display effectiveness. By saving an extra bit, CS8817 could receive a control pattern that a ENB signal extends over a LAT signal. The visual refresh rate, the LED utilization rate, the grayscale level and the low grayscale uniformity would be better than conventional pure drivers.

Convention



Double latch technology




Reference Resistor

The constant current values are determined by an external resistor placed between REXT pin and GND pin. The following formula is utilized to calculate the current value:



$$I_{out} \text{ (mA)} = \frac{18.6}{R_{ext} \text{ (K}\Omega\text{)}}$$

Where R_{ext} is a resistor placed between REXT and GND
 For example, I_{out} is 20mA when $R_{ext}=930\Omega$ and I_{out} is 5mA when $R_{ext}=3.7K\Omega$



Constant-Current Output

The current characteristics could maintain invariable in the influence of loading voltage. Therefore, the CS8817 could minimize the interference of different LED forward voltages and produce the constant current. The following figures illustrate the suitable output voltage should be determined in order to keep an excellent performance.



Power Dissipation


When the 16 output channels are turned on, the practical power dissipation is determined by the following equation

$$PD \text{ (practical)} = V_{DD} \times I_{DD} + V_{out(0)} \times I_{out(0)} \times Duty_{(0)} + \dots + V_{out(N)} \times I_{out(N)} \times Duty_{(N)}, \text{ where } N=1 \text{ to } 15$$

In secure operating conditions, the power consumption of an integrated chip should be less than the maximum permissible power dissipation which is determined by the package types and ambient temperature. The formula for maximum power dissipation is described as follows:

$$PD \text{ (max)} = \frac{T_j(\text{max})(^{\circ}\text{C}) - T_a(^{\circ}\text{C})}{R_{th(j-a)}(^{\circ}\text{C/Watt})}$$

The PD (max) declines as the ambient temperature rises. Therefore, suitable operating conditions should be designed with caution according to the chosen package and the ambient temperature. The following figure illustrates the relation between the maximum power dissipation and the ambient temperature in these two different packages.




■ Order Information

Part No.	Package Type	Lead Pitch
CS8817AF	24SSOP(236mil)	1.0mm

■ Package Outline

24L SSOP-236mil



Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.

SYMBOL		A	A1	A2	b	b1	c	c1	D	e	E	H	L	θ°
UNIT														
mm	Min.	-	0.05	1.30	0.30	0.30	0.10	0.10	12.80	1.00 BSC	5.80	7.70	0.25	0
	Nom.	-	0.10	1.50	0.40	0.40	0.15	0.15	13.00		6.00	8.00	0.45	-
	Max.	1.90	0.15	1.70	0.52	0.50	0.27	0.25	13.20		6.20	8.30	0.65	10