



Low Power Pseudo SRAM

1M words x 16 bits

CS26LV16183

Cover Sheet and Revision Status				
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)
1.0	20210013	12-Apr.-2021	New issue	Hank Lin
2.0	20210026	06-Aug-2021	Delete deep power down mode function	Hank Lin



Product Description	1
Features	1
Product Family.....	1
Pin Configuration	2
Functional Block Diagram.....	2
Pin Description	3
Truth Table.....	3
Absolute Maximum Ratings	4
DC Electrical Characteristics	4
Capacitance	4
AC Test Conditions	5
<i>Including scope and jig capacitance</i>	5
Standby Mode Characteristics.....	5
AC Characteristics.....	5
Write Cycle	7
Power Up Mode.....	9
Avoid Timing	10
Order Information	11
Package Outline	12

Product Description

The CS26LV16183 is a high performance, high speed, low power pseudo SRAM organized as 1M words by 16 bits and operates from a wide range of 2.6 to 3.6V supply voltage. Advanced DRAM technology and circuit techniques provide both high speed and maximum access time of 70ns in 3.3V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers. The CS26LV16183 is available 48-ball TFBGA package.


Features

- Single power supply voltage of 2.6 to 3.6V
- Direct TTL compatibility for all inputs and outputs.
- Page read operation by 8 words.
- Logic compatible with SRAM R/W pin.
- Standby Current
 - Standby 100 uA (Max.)
- Access Time
 - /CE1 Access Time: 70ns
 - /OE Access Time: 45ns
 - Page Access Time: 25ns

Product Family


Part No.	Operating Temp	V _{CC} . Range	Speed	Standby (ISB, Max.)	Package Type
CS26LV16183	0~70 °C	2.6~3.6V	70ns	120uA	Dice 48 TFBGA-6x8mm
	-40~85 °C				

Pin Configuration



48 Ball TFBGA Top View

Functional Block Diagram



Pin Description

Name	Type	Function
A0~A19	input	Address inputs
/CE1	input	Chip enables input 1. Low: enable
CE2	input	Chip enable input 2. High: enable, Low: enter power down mode
/WE	input	Write enable input
/OE	input	Output enable input
/LB	input	Lower byte data input/output control pin
/UB	input	Upper byte data input/output control pin
I/O0~I/O15	I/O	Data input/output pins
V _{cc}	Power	Power Supply
V _{ss}	Power	Ground
NC		No connection

Truth Table

MODE	/CE1	CE2	/OE	/WE	/LB	/UB	DQ0~7	DQ8~15	V _{DD} Current
Standby	H	H	X	X	X	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	H	H	H	X	X	High Z	High Z	I _{CC}
Read	L	H	L	H	L	L	D _{OUT}	D _{OUT}	I _{CC}
Upper Byte Read					L	H	D _{OUT}	High Z	I _{CC}
Lower Byte Read					H	L	High Z	D _{OUT}	I _{CC}
Write	L	H	X	L	L	L	D _{IN}	D _{IN}	I _{CC}
Upper Byte Write					L	H	D _{IN}	Invalid	I _{CC}
Lower Byte Write					H	L	Invalid	D _{IN}	I _{CC}

Note: X means don't care. (Must be low or high state)

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{CC}	Voltage of V _{CC} supply relative to V _{SS}	-0.2 to 3.6	V
V _{IN} , V _{OUT}	Voltage at any pin relative to V _{SS}	-0.2 to V _{CC} +0.3	V
T _{STG}	Storage Temperature	-65 to +125	°C
P _T	Power Dissipation	1.0	W

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (TA = 0 to + 70°C , V_{CC} = 2.6V to 3.6V)

Parameter Name	Parameter	Test Conduction	MIN	TYP	MAX	Unit
V _{IL}	Input Low Voltage ⁽¹⁾		-0.2		0.6	V
V _{IH}	Input High Voltage ⁽¹⁾		2.2		V _{CC} +0.2	V
I _{IL}	Input Leakage Current	V _{CC} =MAX, V _{IN} =0 to V _{CC}	-1		1	uA
I _{OL}	Output Leakage Current	V _{CC} =MAX, /CE1=V _{IN} , or /OE=V _{IN} , V _{IO} =0V to V _{CC}	-1		1	uA
V _{OL}	Output Low Voltage	V _{CC} =MAX, I _{OL} = 2mA			0.2*V _{CC}	V
V _{OH}	Output High Voltage	V _{CC} =MIN, I _{OH} = -1mA	0.8*V _{CC}			V
I _{CC1}	Operating Power Supply Current	Cycle time=Min, I _{IO} =0mA, 100% duty, /CE1=V _{IL} , CE2=V _{IH} , V _{IN} =V _{IL} or V _{IH}			35	mA
I _{SB1}	Standby Current - CMOS	/CE1 & CE2 ≥ V _{CC} -0.2V, V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤ 0.2V			100	uA


1. V_{IH}(Max) V_{CC}+1.0V with 10ns pulse width, V_{IL}(Min)-1.0V with 10ns pulse width

Capacitance ⁽¹⁾ (TA = 25°C, f =1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
C _{IN}	Input Capacitance	V _{IN} =0V	8	pF
C _{DQ}	Input /Output Capacitance	V _{IO} =0V	10	pF

This parameter is guaranteed and not tested.

AC Test Conditions



Including scope and jig capacitance

Standby Mode Characteristics

Power Mode	Memory Cell Data	Standby Current (uA)	Write Time
Standby	Valid	100	0


AC Characteristics ($T_A = 0 \text{ to } +70^\circ\text{C}$, $V_{CC} = 3.3\text{V}$)

Read cycle


Parameter Name	Name	70		Unit
		Min	Max	
Read Cycle Time	t_{RC}	70	15k	ns
Address Access Time	t_{AA}	-	70	ns
Chip Enable Access Time (/CE1)	t_{CO1}	-	70	ns
Chip Enable Access Time (CE2)	t_{CO2}	-	70	ns
Output Enable access time	t_{OE}	-	45	ns
Data Byte Control Access Time	t_{BA}	-	70	ns
Chip Enable Low to Output in Low-Z	t_{LZ}	10	-	ns
Output enable Low to Output in Low-Z	t_{OLZ}	5	-	ns
Data Byte Control Low to Output in Low-Z	t_{BLZ}	10	-	ns
Chip Enable High to Output in High-Z	t_{HZ}	-	25	ns
Output Enable High to Output in High-Z	t_{OHZ}	-	25	ns
Data Byte Control High to Output in High-Z	t_{BHZ}	-	25	ns

Output Data Hold Time	t_{OH}	10	-	ns
Normal to Page Read Cycle Time	t_{PM}	70	15K	ns
Page Cycle Time	t_{PC}	25	-	ns
Page Mode Address Access Time	t_{PA}	-	25	ns

Read Cycle 1: Addressed Controlled¹⁾




Read Cycle 2: /CE1 Controlled²⁾



Notes: 1. $CE1\# = OE\# = VIL$, $CE2 = WE\# = VIH$, $UB\#$ or/and $LB\# = VIL$ 2. $CE2 = WE\# = VIH$

Page Read Operation (CE2=/WE2=V_{IH}, 8 Words access)




Note (1) : Maximum 8 word. Random page read is supported within addresses(A0, A1,A2).

(2) : CE2 and WE# are fixed high in Page Read Operation.


Write Cycle

Parameter Name	Name	70		Unit
		Min	Max	
Write Cycle Time	t _{WC}	70	-	ns
Write Pulse Width	t _{WP}	50	-	ns
Address Valid to End of Write	t _{AW}	60	-	ns
Chip Enable to End of Write	t _{CW}	60	-	ns
Data Byte Control to End of Write	t _{BW}	60	-	ns
Address Setup Time	t _{AS}	0	-	ns
Write Recovery Time	t _{WR}	0	-	ns
/WE Low to Output in High-Z	t _{WHZ}	-	20	ns
/WE High to Output in Low-Z	t _{OW}	5	-	ns
Data to Write Overlap	t _{DW}	30	-	ns
Data Hold Time	t _{DH}	0	-	ns


Write Cycle 1: /WE Controlled ¹⁾²⁾



Write Cycle 2: /CE1 Controlled ¹⁾²⁾




Write Cycle 3: /UB, /LB Controlled ¹⁾²⁾



Notes: 1. CE2 = VIH, 2. CE2 = WE# = VIH

Power Up Mode


Power Up




Avoid Timing

CS26LV16183 has a timing which is not supported at read operation. If your system has multiple invalid address signal shorter than t_{RC} during over $15\mu s$ at read operation shown as in Abnormal Timing, it requires a normal read timing at least during $15\mu s$ shown as in Avoidable timing 1 or toggle CE1# to high ($\geq t_{RC}$) one time at least shown as in Avoidable Timing 2.


Abnormal Timing



Avoidable Timing 1




Avoidable Timing 2




Order Information

CS26LV16183 X X X XX





Package Outline

48 ball TFBGA-6x8mm



BALL PITCH e = 0.75						
D	E	N	D1	E1	D2	E2
8.0	6.0	48	5.25	3.75	1.375	1.125



NOTES:

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
4. TOLERANCES:
 LINEAR : X.X = ±0.1
 X.XX = ±0.05
 X.XXX = ±0.025