

## CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Rev. 3.0

	Cover Sheet and Revision Status							
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)				
1.0 2.0 3.0	20240018	Nov. 8, 2021 Oct. 22. 2024	New issue Revise "Chiplus reserves the right to change product or specification without notice" to "Chiplus reserves the right to change product or specification <b>after</b> <b>approving by customer</b> " Delete 5V product Corrected the minimum value of tAS and tWR from 0ns to 1.5ns Corrected the minimum value of tAS and tWR from 0ns to 1.5ns	Hank Lin Hank Lin Hank Lin				



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

### **GENERAL DESCRIPTION**

The CS16FS1616(3/5/W) and CS18FS1616(3/5/W) are a 16,789,216-bit high-speed Static Random Access Memory organized as 1M(2M) words by 16(8) bits. The CS16FS1616(3/5/W) (CS18FS1616(3/5/W)) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS1616(3/5/W) allows that lower and upper byte access by data byte control( $\overline{UB}$ ,  $\overline{LB}$ ). The device is fabricated using advanced CMOS process, 6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS16FS1616(3/5/W) is packaged in 12x20mm 48- pin TSOP1 and 48FBGA, The CS18FS1616(3/5/W) is packaged in a 400mil 44-pin TSOP2 and 48FBGA.

### FEATURES

- Fast Access Time 8,10,12,15ns(Max)
- CMOS Low Power Dissipation Standby (TTL): 35mA (Max.) (CMOS): 28mA (Max.)
  Operating: 110mA (8ns, Max.)
  - : 90mA (10ns , Max.)
- Single 3.3±0.3V or 5.0±0.5V Power Supply
- Wide range (1.65V~3.6V) of Power Supply
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)
  - $\overline{LB}$ : I/O<sub>0</sub>~I/O<sub>7</sub>,  $\overline{UB}$ : I/O<sub>8</sub>~I/O<sub>15</sub>
- Standard 48TSOP1 and 48FBGA Package Pin Configurations for 1M x 16
- Standard 44TSOP2 and 48FBGA Package Pin Configurations for 2M x 8
- Operating in Commercial and Industrial Temperature range.

2



## CS18FS1616(3/5/W) CS16FS1616(3/5/W)

### **Order Information**

Density	Org.	Part Number		Speed		Package	Temp.	
Density	Olg.	Fait Nullibei	Vcc (V)	t <sub>AA</sub> (ns)	to∈(ns)	гаскауе	remp.	
		CS16FS16163TC(I)-08	3.3	8	4	48 TSOP1		
			3.3	8	4	48 TSOP1		
		CS16FS1616WTC(I)-08*	2.5	10	5	48 TSOP1		
			1.8	12	6	48 TSOP1		
		CS16FS1616WHC(I)-08	3.3	8	4	48 FBGA		
			3.3	8	4	48 FBGA		
		CS16FS1616WHC(I)-08*	2.5	10	5	48 FBGA		
			1.8	12	6	48 FBGA		
16Mb	1Mx16	CS16FS16165TC(I)-10	5	10	5	48 TSOP1	C : Commercial	
	TIVIX TO	CS16FS16163TC(I)-10	3.3	10	5	48 TSOP1	I : Industrial	
			3.3	10	5	48 TSOP1		
		CS16FS1616WTC(I)-10*	2.5	10	5	48 TSOP1		
			1.8	15	7	48 TSOP1		
		CS16FS16165HC(I)-10	5	10	5	48 FBGA		
		CS16FS16163HC(I)-10	3.3	10	5	48 FBGA		
			3.3	10	5	48 FBGA		
		CS16FS1616WHC(I)-10*	2.5	10	5	48 FBGA		
			1.8	15	7	48 FBGA		

		Part Number	Speed Speed			Dookogo	Tomp			
Density Or	Org.	Part Number	Vcc(V)	t <sub>AA</sub> (ns)	t <sub>OE</sub> (ns)	Package	Temp.			
		CS18FS16163GC(I)-08	3.3	8	4	44 TSOP2				
		CS18FS1616WGC(I)-08*				3.3	8	4	44 TSOP2	
16Mb	20422		2.5	10	5	44 TSOP2	C : Commercial			
16Mb	2Mx8		1.8	12	6	44 TSOP2	I : Industrial			
		CS18FS16163HC(I)-08	3.3	8	4	48 FBGA				
		CS18FS1616WHC(I)-08*	3.3	8	4	48 FBGA				

Rev. 3.0

Chiplus reserves the right to change product or specification after approving by customer.

3




### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

			1	1
	2.5	10	5	48 FBGA
	1.8	12	6	48 FBGA
CS18FS16165GC(I)-10	5	10	5	44 TSOP2
CS18FS16163GC(I)-10	3.3	10	5	44 TSOP2
	3.3	10	5	44 TSOP2
CS18FS1616WGC(I)-10	)* 2.5	10	5	44 TSOP2
	1.8	15	7	44 TSOP2
CS18FS16165HC(I)-10	5	10	5	48 FBGA
CS18FS16163HC(I)-10	3.3	10	5	48 FBGA
	3.3	10	5	48 FBGA
CS18FS1616WHC(I)-10	)* 2.5	10	5	48 FBGA
	1.8	15	7	48 FBGA

\*means max. speed

### **PIN CONFIGURATIONS**





### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

#### 2 3 4 5 1 6 А NC Œ A0 A1 A2 NC NC CS В NC A3 A4 100 С NC NC A5 A6 101 102 D Vss NC A17 A7 103 Vcc Е NC A16 104 Vcc NC Vss F NC NC A14 A15 105 106 G NC A19 A12 A13 WE 107 н A20 A18 A8 A9 A10 A11


6x8mm mini-BGA with ball pitch 0.75mm

CS18FS1616(3/5/W) – (2M x 8) 48 ball mini-BGA

<u> </u>						
	1	2	3	4	5	6
А	ĽΒ	Œ	A0	A1	A2	NC
В	108	UB	A3	A4	CS	100
С	109	IO10	A5	A6	IO1	102
D	Vss	I011	A17	A7	103	Vcc
Е	Vcc	IO12	NC	A16	104	Vss
F	IO14	IO13	A14	A15	105	106
G	IO15	A19	A12	A13	WE	107
Н	A18	A8	A9	A10	A11	NC

CS16FS1616(3/5/W) – (1M x 16) 48ball mini-BGA

# • FUNCTIONAL BLOCK DIAGRAM







### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

### Absolute Maximum Ratings\*

Para	ameter	Symbol	Rating	Unit
Voltago on Any Din	3.3V Product			
Voltage on Any Pin Relative to Vss	5.0V Product	Vin, Vout	-0.5 to Vcc+0.5V	V
Relative to vss	Wide V <sub>CC</sub> ** Product			
Voltage on Vcc	3.3V Product		-0.5 to 4.6	
Supply Relative to	5.0V Product	Vin, Vout	-0.5 to 7.0	V
Vss	Wide V <sub>CC</sub> ** Product		-0.5 to 4.6	
Power Dissipation		PD	1.0	W
Storage Temperature		Tstg	-65 to 150	°C
Operating Temperatur	e Commercial	TA	0 to 70	°C
Industrial		TA	-40 to 85	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Wide VCC Range is 1.65V~3.6V

### Recommended DC Operating Conditions\*(T\_A=0 to $70^{\circ}C$ )

Parameter	Operating Vcc(V)	Symbol	Min.	Тур.	Max.	Unit
	5.0	Vcc	4.5	5.0	5.5	
Supply Voltage	3.3	Vcc	3.0	3.3	3.6	v
Supply Voltage	Wide 2.4~3.6	Vcc	2.4	2.5/3.3	3.6	v
	Wide 1.65~2.2	Vcc	1.65	1.8	2.2	
Ground		Vss	0	0	0	V
	5.0	Vін	2.2	-	Vcc+0.5	
Input High Voltage	3.3	Vih	2.0	-	Vcc+0.5	V
Input High Voltage	Wide 2.4~3.6	VIH	2.0	-	V <sub>CC</sub> +0.3	
	Wide 1.65~2.2	Vін	1.4	-	Vcc+0.2	

6

Rev. 3.0



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Rev. 3.0

Input Low Voltage	5.0	VIL	-0.3	-	0.8	
	3.3	VIL	-0.3	-	0.8	V
	Wide 2.4~3.6	VIL	-0.3	-	0.7	V
	Wide 1.65~2.2	VIL	-0.2	-	0.4	

\*The above parameters are also guaranteed for industrial temperature range.

DC and Operating Characteristics\*( $T_A=0$  to  $70^{\circ}C$ )

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	$V_{IN}=V_{SS}$ to $V_{CC}$			2	uA
Output Leakage Current**	llo	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ Vout=Vss to Vcc		-2	2	uA
Operating Current**	lcc	Min.Cycle,100% Duty     8ns $\overline{CS}$ =V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> ,I <sub>OUT</sub> = 0mA     10ns       12ns     15ns		-	110 90 80 70	mA
Standby	lsв	Min. Cycle, $\overline{CS} = V_{IH}$		-	35	
Current	I <sub>SB1</sub>	f=0MHz,		-	28	mA
		Vcc =4.5V, lo∟=8mA, 5.0V Product		-	0.4	
Output Low Voltage	Vol	V <sub>CC</sub> =3.0V, I <sub>OL</sub> =8mA, 3.3V Product & Wide V <sub>CC</sub> ** Product			0.4	V
Level		V <sub>CC</sub> =2.4V, I <sub>OL</sub> =1mA, Wide V <sub>CC</sub> ** Product			0.4	
		Vcc=1.65V, IoL=0.1mA, Wide Vcc** Product			0.2	
		V <sub>CC</sub> =4.5V, I <sub>OH</sub> = -4mA, 5.0V Product		2.4	-	
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> =3.0V, I <sub>OH</sub> = -4mA, 3.3V Product & Wide V <sub>CC</sub> ** Product			-	V
Level		$V_{CC}$ =2.4V, I <sub>OH</sub> = -1mA, Wide $V_{CC}$ ** Produ	uct	1.8	-	
		V <sub>CC</sub> =1.65V, I <sub>OH</sub> = -0.1mA, Wide V <sub>CC</sub> ** Pr	oduct	1.4	-	



Rev. 3.0

\*The above parameters are also guarantee for industrial temperature range.

\*\*Wide V<sub>CC</sub> Range is  $1.65V \sim 3.6V$ 

#### Capacitance\*(T<sub>A</sub>= 25°C, f= 1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	Cı/o	V <sub>I/O</sub> =0V	-	10	pF
Input Capacitance	CIN	V <sub>IN</sub> =0V	-	10	pF

\*Capacitance is sampled and not 100% tested.

#### **Test Conditions\***

Parameter	Value
	0 to 3.0V (Vcc=3.3V or 5.0V)
Input/ Output Capacitance	0 to 2.5V (Vcc=2.5V)
	0 to 1.8V (Vcc=1.8V)
Input Rise and Fall Time	1V/1ns
Input and Output Timing Deference Levels	1.5V (V <sub>CC</sub> =3.3V or 5.0V)
Input and Output Timing Reference Levels	1/2Vcc (Vcc= 1.8V or 2.5V)
Output Load	See Fig. 1

\*The above parameters are also guaranteed for industrial temperature range.



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)




Fig 2

### Functional Description (x8 Mode)

$\overline{CS}$	WE	$\overline{OE}$	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB,ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	Din	lcc

\*X means don't care

Functional Description (x16 Mode)

9





## CS18FS1616(3/5/W) CS16FS1616(3/5/W)

$\overline{CS}$	WE	$\overline{OE}$	$\overline{LB}$ **	$\overline{UB}$ **	Mode	I/O I	Pin	Supply	
CD	// L	0L	LD	СЪ		I/O <sub>0</sub> ~I/O <sub>7</sub>	I/O <sub>8</sub> ~I/O <sub>15</sub>	Current	
Н	Х	Х*	Х	Х	Not Select	High-Z	High-Z	ISB, ISB1	
L	Н	Н	Х	Х	Output	High 7	High 7		
L	Х	Х	Н	Н	Disable	High-Z	High-Z	lcc	
		L H			Dout	High-Z			
L	Н	L	Н	L	Read	High-Z	Dout	lcc	
			L	L		Dout	Dout		
			L	Н		DIN	High-Z		
L	L	Х	Н	L	Write	High-Z	DIN	lcc	
			L	L		Din	DIN		

\*X means don't care

Data Retention Characteristics\*(T\_A=0 to  $70^{\circ}C$ )

Parameter	Product	Operating Vcc(V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit		
	5.0V Product	5.0			2.0	-	5.5			
V <sub>CC</sub> for Data Retention	3.3V Product	3.3			2.0	-	3.6	V		
	Wide 2.4V~3.6V	2.5/3.3	Vdr	<i>CS</i> ≥Vcc - 0.2V	2.0	-	3.6			
	Wide 1.65V~2.2V	1.8			1.5	-	3.6			
	5.0V Product	5.0		Vcc=2.0V			20			
Data	3.3V Product	3.3		<i>CS</i> ≥V <sub>CC</sub> - 0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or			20	mA		
Retention Current	Wide 2.4V~3.6V	2.5/3.3	I <sub>DR</sub>	V <sub>IN</sub> ≤0.2V			28			
	Wide 1.65V~2.2V	1.8		V <sub>CC</sub> =1.5V, <u>CS</u> ≥V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> -			28			


Rev. 3.0



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

				0.2V or V <sub>IN</sub> ≤0.2V				
Data R	Data Retention Set-Up Time			See Data	0	-	-	nS
F	Recovery Time		t <sub>RDR</sub>	Retention Wave form (below)	5	-	-	mS

#### Data Retention Wave form



#### Read Cycle\*

Parameter	Symbol	8	ns	10	)ns	12	2ns	15	ōns	Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	t <sub>RC</sub>	8	-	10	-	12	-	15	-	ns
Address Access Time	taa	-	8	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	8	-	10	-	12	-	15	ns
Output Enable to Valid	toe		4		5		6	_	7	ne
Output	UE	-	4	-	5	-	0	-	1	ns
$\overline{UB}$ , $\overline{LB}$ Access Time**	t <sub>BA</sub>	-	4	-	5	-	6	-	7	ns
Chip Enable to Low-Z	t∟z	3	_	3	_	3	_	3	_	ns
Output	ιLZ	Ŭ	_	Ŭ		Ŭ		5		115
Output Enable to Low-Z	to∟z	0	_	0	_	0	_	0	_	ns
Output	ULZ	0	-	0	-	0	-	0	-	115
$\overline{UB}$ , $\overline{LB}$ Enable to Low-Z	t <sub>BLZ</sub>	0	_	0	_	0	_	0	_	ns
Output**	UDLZ	0		0	_	0	_	0	_	113
Chip Disable to High-Z	tнz	0	4	0	5	0	6	0	7	ns
Output	ιΗΖ	0	-	0	5	U	0	U	'	ns
Output Disable to High-Z	t <sub>онz</sub>	0	4	0	5	0	6	0	7	ns
Output	UHZ	0	-	0	5	0	0	0	/	113

11

Rev. 3.0



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

$\overline{UB}$ , $\overline{LB}$ Disable to High-Z Output**	t <sub>внz</sub>	0	4	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns
Chip Selection Power Up Time	tΡU	0	-	0	-	0	-	0	-	ns
Chip Selection Power Down Time	t <sub>PD</sub>	-	8	-	10	-	12	-	15	ns

\*The above parameters are also guaranteed for industrial temperature range.

#### Write Cycle\*

Parameter	Symbol	8	ns	10	)ns	12ns		15ns		Unit	
Falameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	
Write Cycle Time	twc	8	-	10	-	12	-	15	-	ns	
Chip Select to End of Write	tcw	6	-	7	-	9	-	12	-	ns	
Address Set-up Time	t <sub>AS</sub>	1.5	-	1.5	-	1.5	-	1.5	-	ns	
Address Valid to End of Write	taw	6	-	7	-	9	-	12	-	ns	
Write Pulse Width( $\overline{OE}$ High)	twp	6	-	7	-	9	-	12	-	ns	
Write Pulse Width( $\overline{OE}$ Low)	twp1	8	-	10	-	12	-	15	-	ns	
$\overline{UB}$ , $\overline{LB}$ Valid to End of Write**	tвw	6	-	7	-	9	-	12	-	ns	
Write Recovery Time	t <sub>wR</sub>	1.5	I	1.5	I	1.5	I	1.5	-	ns	
Write to Output High-Z	twнz	0	4	0	5	0	6	0	7	ns	
Data to Write Time	tow	4	-	5	-	7		8	-	ns	

12

Rev. 3.0




### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Overlap											
Data Hold from Write	tou	0		0		0		0		nc	
Time	tdн	0	-	0	-	0	-	0	-	ns	
End of Write to	tow	0		3		3		3		20	
Output Low-Z	tow	3	-	ა	-	3	-	3	-	ns	

\*The above parameters are also guaranteed for industrial temperature range.

#### **Timing Diagram**

Timing Waveform of Read Cycle (1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ ,  $\overline{UB}$ ,  $\overline{LB} = V_{IL}^{**}$ )




\*\* Those parameters are applied for x16 mode only.

Timing Waveform of Read Cycle (2) ( $\overline{WE}$  =VIH)

Rev. 3.0



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)




#### NOTES (Read Cycle)

- 1. WE is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referenced to  $V_{OH}$  or  $V_{OL}$  levels.
- At any given temperature and voltage condition, t<sub>HZ</sub> (Max.) is less than t<sub>LZ</sub> (Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS} = V_{IL}$ .
- 7. Address valid prior to coincident with  $\ CS$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- \*\* Those parameters are applied for x16 mode only.

14




### CS18FS1616(3/5/W) CS16FS1616(3/5/W)




\*\* Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (2) ( $\overline{OE}$  =Low fixed)






### CS18FS1616(3/5/W) CS16FS1616(3/5/W)



\*\* Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (4) ( $\overline{UB}$ ,  $\overline{LB}$  Controlled)







### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Rev. 3.0

#### NOTES (Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low  $\overline{CS}$ ,  $\overline{WE}$ ,  $\overline{LB}$  and  $\overline{UB}$ . A write begins at the latest transition  $\overline{CS}$  going low and  $\overline{WE}$  going low;

A write ends at the earliest transition CS going high or  $\overline{WE}$  going high. twp is measured from the beginning of write to the end of write.


- 3.  $t_{CW}$  is measured from the later of  $\overline{CS}$  going low to end of write.
- 4.  $t_{AS}$  is measured from the address valid to the beginning of write.
- 5. WE is measured from the end of write to the address change. t<sub>WR</sub> applied in case a write ends as CS or  $\overline{WE}$  going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going or after WE going low, the outputs remain high impedance state.
- 9. D<sub>OUT</sub> is the read data of the new address.
- 10. When  $\overline{CS}$  is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.
- \*\* Those parameters are applied for x16 mode only



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Package outline dimensions

44L-TSOP2-400mil



SECTION A-A

Rev. 3.0

Note: Plating thickness spec : 0.3 mil ~ 0.8 mil.


UNIT	MBOL	А	A1	A2	b	ь1	с	c1	D	Е	E1	e	L	L1	У	θ
	Min,	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	Ι	0°
mm	Nom.	1.10	0.10	1.00	-	-	-	-	18.41	10.16	11.76	0.80	0.50	0.80	Ι	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	Ι	0°
inch	Nom.	0.0433	0.004	0.039	-	-	-	-	0.725	0.400	0.463	0.0315	0.0197	0.0315	Ι	-
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°

Chiplus reserves the right to change product or specification after approving by customer.

18



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)



Chiplus reserves the right to change product or specification after approving by customer.

19

Rev. 3.0



### CS18FS1616(3/5/W) CS16FS1616(3/5/W)

48ball mini-BGA-6x8mm (ball pitch: 0.75mm)

