

CS18FS1616(3/5/W) CS16FS1616(3/5/W)

	Cover Sheet and Revision Status						
版別 (Rev.)	DCC No	生效日 (Eff. Date)	變更說明 (Change Description)	發行人 (Originator)			
		,	, ,				
1.0 2.0		Nov. 8, 2021	New issue Revise "Chiplus reserves the right to change product or specification without notice" to "Chiplus reserves the right to change product or specification after approving by customer" Delete 5V product Corrected the minimum value of tAS and tWR from 0ns to 1.5ns				
3.0	20240018	Oct. 22. 2024	Corrected the minimum value of tAS and tWR from 0ns to 1.5ns	Hank Lin			

Rev. 3.0



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

GENERAL DESCRIPTION

The CS16FS1616(3/5/W) and CS18FS1616(3/5/W) are a 16,789,216-bit high-speed Static Random Access Memory organized as 1M(2M) words by 16(8) bits. The CS16FS1616(3/5/W) (CS18FS1616(3/5/W)) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS1616(3/5/W) allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS16FS1616(3/5/W) is packaged in 12x20mm 48- pin TSOP1 and 48FBGA, The CS18FS1616(3/5/W) is packaged in a 400mil 44-pin TSOP2 and 48FBGA.

FEATURES

- Fast Access Time 8,10,12,15ns(Max)
- CMOS Low Power Dissipation

Standby (TTL): 35mA (Max.)

(CMOS): 28mA (Max.)

Operating: 110mA (8ns, Max.)

: 90mA (10ns , Max.)

- Single 3.3±0.3V or 5.0±0.5V Power Supply
- Wide range (1.65V~3.6V) of Power Supply
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)

 \overline{LB} : I/O₀~I/O₇, UB: I/O₈~I/O₁₅

- Standard 48TSOP1 and 48FBGA Package Pin Configurations for 1M x 16
- Standard 44TSOP2 and 48FBGA Package Pin Configurations for 2M x 8
- Operating in Commercial and Industrial Temperature range.



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Order Information

Density	Ora	Part Number		Speed		Dooleaga	Temp.	
Density	Org.	Part Number	Vcc (V)	taa(ns)	toE(ns)	Package		
		CS16FS16163TC(I)-08	3.3	8	4	48 TSOP1		
			3.3	8	4	48 TSOP1		
		CS16FS1616WTC(I)-08*	2.5	10	5	48 TSOP1		
			1.8	12	6	48 TSOP1		
		CS16FS1616WHC(I)-08	3.3	8	4	48 FBGA		
			3.3	8	4	48 FBGA		
		CS16FS1616WHC(I)-08*	2.5	10	5	48 FBGA		
			1.8	12	6	48 FBGA		
16Mb	1Mx16	CS16FS16165TC(I)-10	5	10	5	48 TSOP1	C : Commercial	
TOIVID	TIVIX TO	CS16FS16163TC(I)-10	3.3	10	5	48 TSOP1	l : Industrial	
			3.3	10	5	48 TSOP1		
		CS16FS1616WTC(I)-10*	2.5	10	5	48 TSOP1		
			1.8	15	7	48 TSOP1		
		CS16FS16165HC(I)-10	5	10	5	48 FBGA		
		CS16FS16163HC(I)-10	3.3	10	5	48 FBGA		
			3.3	10	5	48 FBGA		
		CS16FS1616WHC(I)-10*	2.5	10	5	48 FBGA		
			1.8	15	7	48 FBGA		

Density	Ora	Part Number		Speed		Package	Tomp	
Density Org.	Fait Number	Vcc(V)	t _{AA} (ns)	toe(ns)	rackage	Temp.		
		CS18FS16163GC(I)-08	3.3	8	4	44 TSOP2		
			3.3	8	4	44 TSOP2		
16N/h	OMVO	CS18FS1616WGC(I)-08*	2.5	10	5	44 TSOP2	C : Commercial	
16Mb	2Mx8		1.8	12	6	44 TSOP2	I : Industrial	
			CS18FS16163HC(I)-08	3.3	8	4	48 FBGA	
		CS18FS1616WHC(I)-08*	3.3	8	4	48 FBGA		

Rev. 3.0

Chiplus reserves the right to change product or specification after approving by customer.

3




CS18FS1616(3/5/W) CS16FS1616(3/5/W)

	T			
	2.5	10	5	48 FBGA
	1.8	12	6	48 FBGA
CS18FS16165GC(I)-10	5	10	5	44 TSOP2
CS18FS16163GC(I)-10	3.3	10	5	44 TSOP2
	3.3	10	5	44 TSOP2
CS18FS1616WGC(I)-10*	2.5	10	5	44 TSOP2
	1.8	15	7	44 TSOP2
CS18FS16165HC(I)-10	5	10	5	48 FBGA
CS18FS16163HC(I)-10	3.3	10	5	48 FBGA
	3.3	10	5	48 FBGA
CS18FS1616WHC(I)-10*	2.5	10	5	48 FBGA
	1.8	15	7	48 FBGA

^{*}means max. speed

PIN CONFIGURATIONS



CS18FS1616(3/5/W) - (2Mx8)

CS16FS1616(3/5/W) - (1Mx16)

4 Rev. 3.0



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

6x8mm mini-BGA with ball pitch 0.75mm


	1	2	3	4	5	6
Α	NC	Œ	A0	A1	A2	NC
В	NC	NC	A3	A4	CS	100
С	NC	NC	A5	A6	IO1	102
D	Vss	NC	A17	A7	IO3	Vcc
Е	Vcc	NC	NC	A16	104	Vss
F	NC	NC	A14	A15	IO5	106
G	NC	A19	A12	A13	WE	107
Н	A18	A8	A9	A10	A11	A20

CS18FS1616(3/5/W) – (2M x 8) 48 ball mini-BGA


	1	2	3	4	5	6
Α	ĽΒ	Œ	A0	A1	A2	NC
В	108	UB	A3	A4	CS	IO0
С	109	IO10	A5	A6	IO1	102
D	Vss	IO11	A17	A7	IO3	Vcc
Е	Vcc	1012	NC	A16	104	Vss
F	IO14	IO13	A14	A15	105	106
G	IO15	A19	A12	A13	WE	107
Н	A18	A8	A9	A10	A11	NC

CS16FS1616(3/5/W) – (1M x 16) 48ball mini-BGA

FUNCTIONAL BLOCK DIAGRAM



CS18FS1616(3/5/W) - (2M x 8)



CS16FS1616(3/5/W) - (1M x 16)

5 Rev. 3.0



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Absolute Maximum Ratings*

Para	ameter	Symbol	Rating	Unit	
Voltage on Any Din	3.3V Product				
Voltage on Any Pin Relative to Vss	5.0V Product	Vin, VOUT	-0.5 to Vcc+0.5V	V	
Relative to VSS	Wide V _{CC} ** Product				
Voltage on Vcc	3.3V Product		-0.5 to 4.6		
Supply Relative to	5.0V Product	Vin, VOUT	-0.5 to 7.0	V	
Vss	Wide V _{CC} ** Product		-0.5 to 4.6		
Power Dissipation		P _D	1.0	W	
Storage Temperature		Tstg	-65 to 150	°C	
Operating Temperatur	e Commercial	T _A	0 to 70	°C	
Industrial		TA	-40 to 85	°C	

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions*(T_A=0 to 70°C)

Parameter	Operating Vcc(V)	Symbol	Min.	Тур.	Max.	Unit
	5.0	Vcc	4.5	5.0	5.5	
Supply Voltage	3.3	Vcc	3.0	3.3	3.6	V
Supply Voltage	Wide 2.4~3.6	Vcc	2.4	2.5/3.3	3.6	V
	Wide 1.65~2.2	Vcc	1.65	1.8	2.2	
Ground		Vss	0	0	0	V
	5.0	ViH	2.2	-	V _{CC} +0.5	
Innut High Voltage	3.3	ViH	2.0	-	V _{CC} +0.5	V
Input High Voltage	Wide 2.4~3.6	V _{IH}	2.0	-	V _{CC} +0.3	
	Wide 1.65~2.2	ViH	1.4	-	V _{CC} +0.2	

6 Rev. 3.0

^{**}Wide VCC Range is 1.65V~3.6V



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

	5.0	VIL	-0.3	-	0.8	
Innut Low Voltogo	3.3	VIL	-0.3	-	0.8	\/
Input Low Voltage	Wide 2.4~3.6	VIL	-0.3	-	0.7	V
	Wide 1.65~2.2	V _{IL}	-0.2	-	0.4	

^{*}The above parameters are also guaranteed for industrial temperature range.

DC and Operating Characteristics*(T_A=0 to 70°ℂ)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	V _{IN} =V _{SS} to V _{CC}		-2	2	uA
Output Leakage Current**	ILO	\overline{CS} =V _{IH} or \overline{OE} =V _{IH} or \overline{WE} =V _{IL} V _{OUT} =V _{SS} to V _{CC}		-2	2	uA
0 "		Min.Cycle,100% Duty	8ns		110	-
Operating	Icc	\overline{CS} =V _{IL} , V _{IN} =V _{IH} or V _{IL} , I _{OUT} = 0mA	10ns	-	90	mA
Current**			12ns	-	80	-
			15ns		70	
Standby	IsB	Min. Cycle, CS =V _{IH}		-	35	
Current	I _{SB1}	f=0MHz, $CS \ge V_{CC}-0.2V$ $V_{IN} \ge V_{CC}-0.2V$ or $V_{in} \le 0.2V$		-	28	mA
		Vcc =4.5V, IoL=8mA, 5.0V Product		-	0.4	
Output Low Voltage	Vol	V _{CC} =3.0V, I _{OL} =8mA, 3.3V Product & Wie	de	-	0.4	V
Level		Vcc=2.4V, IoL=1mA, Wide Vcc** Produc	:t	-	0.4	
		Vcc=1.65V, IoL=0.1mA, Wide Vcc** Pro	duct	-	0.2	
		V _{CC} =4.5V, I _{OH} = -4mA, 5.0V Product		2.4	-	
Output High Voltage	Vон	Vcc=3.0V, IoH= -4mA, 3.3V Product & Wide Vcc** Product		2.4	-	V
Level		V _{CC} =2.4V, I _{OH} = -1mA, Wide V _{CC} ** Produ	uct	1.8	-	
		V _{CC} =1.65V, I _{OH} = -0.1mA, Wide V _{CC} ** Pr	oduct	1.4	-	

Rev. 3.0





CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Capacitance*(T_A= 25°C, f= 1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	pF
Input Capacitance	Cin	V _{IN} =0V	-	6	pF

^{*}Capacitance is sampled and not 100% tested.

Test Conditions*

Parameter	Value		
	0 to 3.0V (Vcc=3.3V or 5.0V)		
Input/ Output Capacitance	0 to 2.5V (Vcc=2.5V)		
	0 to 1.8V (Vcc=1.8V)		
Input Rise and Fall Time	1V/1ns		
Input and Output Timing Deference Levels	1.5V (V _{CC} =3.3V or 5.0V)		
Input and Output Timing Reference Levels	1/2Vcc (Vcc= 1.8V or 2.5V)		
Output Load	See Fig. 1		

^{*}The above parameters are also guaranteed for industrial temperature range.

^{*}The above parameters are also guarantee for industrial temperature range.

^{**}Wide V_{CC} Range is 1.65V ~ 3.6V



CS18FS1616(3/5/W) CS16FS1616(3/5/W)




Fig 1

* Including Scope and Jig Capacitance

Overshoot Timing

Undershoot Timing



Fig 2

Functional Description (x8 Mode)

CS	\overline{WE}	ŌE	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	I _{SB} ,I _{SB1}
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	D оит	Icc
L	L	X	Write	Din	Icc

^{*}X means don't care

Functional Description (x16 Mode)

9 **Rev. 3.0**





CS18FS1616(3/5/W) CS16FS1616(3/5/W)

\overline{CS}	\overline{WE}	\overline{OE}	<i>LB</i> **	<u>UB</u> **	Mode	1/0 1	Pin	Supply
CB	// L	OL	LD	СB		I/O ₀ ~I/O ₇	I/O ₈ ~I/O ₁₅	Current
Н	Χ	X*	X	X	Not Select	High-Z	High-Z	Isb, Isb1
L	Η	Η	X	X	Output	High 7	High 7	loo
L	Χ	Χ	Ι	Ι	Disable	High-Z	High-Z	lcc
			L	Н		D _{оит}	High-Z	
L	Н	L	Ι	L	Read	High-Z	D _{OUT}	Icc
			L	L		D _{оит}	D _{оит}	
			L	Н		Din	High-Z	
L	L	Х	Η	Ĺ	Write	High-Z	D _{IN}	Icc
			L	Ĺ		Din	DiN	

^{*}X means don't care

Data Retention Characteristics*(T_A=0 to 70°ℂ)

Parameter	Product	Operating Vcc(V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit
	5.0V Product	5.0			2.0	-	5.5	
Vcc for	3.3V Product	3.3	\/		2.0	-	3.6	V
Data Retention	Wide 2.4V~3.6V	2.5/3.3	V _{DR}	<i>CS</i> ≥Vcc - 0.2V	2.0	-	3.6	V
	Wide 1.65V~2.2V	1.8			1.5	-	3.6	
	5.0V Product	5.0		Vcc=2.0V			20	
Data	3.3V Product	3.3		$\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or			20	Λ
Retention Current	Wide 2.4V~3.6V	2.5/3.3	I _{DR}	V _{IN} ≤0.2V			28	mA
	Wide 1.65V~2.2V	1.8		V _{CC} =1.5V, <u>CS</u> ≥V _{CC} - 0.2V, V _{IN} ≥V _{CC} -			28	


10 Rev. 3.0



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

				0.2V or V _{IN} ≤0.2V				
Data Re	Data Retention Set-Up Time		tsdr	See Data	0	-	-	nS
F	Recovery Time		t _{RDR}	Retention Wave	5	_	_	mS
'			KUK	form (below)				1110

Data Retention Wave form



Read Cycle*

Demonster.	C: see le e l	8	ns	10	ns	12	ns	15	īns	1 1 :4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	t _{RC}	8	ı	10	-	12	ı	15	-	ns
Address Access Time	taa	-	8	-	10	-	12	•	15	ns
Chip Select to Output	tco	-	8	-	10	-	12	ı	15	ns
Output Enable to Valid Output	toe	-	4	-	5	-	6	-	7	ns
\overline{UB} , \overline{LB} Access Time**	t _{BA}	-	4	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	1	0	-	0	-	0	-	ns
$\overline{\textit{UB}}$, $\overline{\textit{LB}}$ Enable to Low-Z Output**	t _{BLZ}	0	ı	0	-	0	ı	0	-	ns
Chip Disable to High-Z Output	t _{HZ}	0	4	0	5	0	6	0	7	ns
Output Disable to High-Z Output	t _{OHZ}	0	4	0	5	0	6	0	7	ns

11 Rev. 3.0



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

\overline{UB} , \overline{LB} Disable to High-Z Output**	t _{BHZ}	0	4	0	5	0	6	0	7	ns
Output Hold from Address	tou	3		3		3		3		no
Change	tон	3	-	っ	-	3	•	3	-	ns
Chip Selection Power Up	t	0		0		0		0		no
Time	tp∪	U	-	U	-	U	-	0	-	ns
Chip Selection Power	+		0		10		10		15	no
Down Time	t _{PD}	-	8	-	10	-	12	-	15	ns

^{*}The above parameters are also guaranteed for industrial temperature range.

Write Cycle*

vviite Cycle										
Parameter	Symbol	8	ns	10	ns	12	ns	15	ns	Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Offic
Write Cycle Time	twc	8	-	10	-	12	-	15	-	ns
Chip Select to End of	4	6		7		0		40		20
Write	tcw	6	-	/	-	9	-	12	-	ns
Address Set-up Time	t _{AS}	1.5	ı	1.5	ı	1.5	ı	1.5	-	ns
Address Valid to End	End t _{AW}			7		9		12		20
of Write	LAW	6	-	,	-	9	-	12	-	ns
Write Pulse	4	6		7		9		12		20
Width(\overline{OE} High)	twp	O	•	,	1	ຶ່ນ	1	12	-	ns
Write Pulse	4	8		10		12		15		20
Width(\overline{OE} Low)	twp1	0	1	10	1	12	1	15	-	ns
\overline{UB} , \overline{LB} Valid to End	tou	6		7		9		12		no
of Write**	t _{BW}	O	ı	,	1	ภ	ı	12	-	ns
Write Recovery Time	t _{WR}	1.5	1	1.5	1	1.5	1	1.5	-	ns
Write to Output	t	0	4	0	5	0	6	0	7	
High-Z	twnz	U	4	U	כ	U	O	U		ns
Data to Write Time	t _{DW}	4	-	5	-	7		8	-	ns

12 Rev. 3.0






CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Overlap										
Data Hold from Write	tou	0		0		0		0		ne
Time	t DH	0	-	0	-	0	-	U	-	ns
End of Write to	4	3		2		2		c		20
Output Low-Z	Output Low-Z		•	3	•	3	-	3	-	ns

^{*}The above parameters are also guaranteed for industrial temperature range.

Timing Diagram

Timing Waveform of Read Cycle (1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} , $\overline{LB} = V_{IL}^{**}$)




^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Read Cycle (2) (\overline{WE} =VIH)



CS18FS1616(3/5/W) CS16FS1616(3/5/W)



NOTES (Read Cycle)


- 1. WE is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- 4. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with \overline{CS} =V_{IL}.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- ** Those parameters are applied for x16 mode only.

14 Rev. 3.0




CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Timing Waveform of Write Cycle (1) (\overline{OE} Clock)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (2) (\overline{OE} =Low fixed)




^{**} Those parameters are applied for x16 mode only.




CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Timing Waveform of Write Cycle (3) (\overline{CS} =Controlled)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (4) (\overline{UB} , \overline{LB} Controlled)



16 **Rev. 3.0**



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

NOTES (Write Cycle)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. \overline{WE} is measured from the end of write to the address change. two applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If \overline{CS} goes low simultaneously with \overline{WE} going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.
- ** Those parameters are applied for x16 mode only


17 Rev. 3.0



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

Package outline dimensions

44L-TSOP2-400mil



Note: Plating thickness spec: 0.3 mil ~ 0.8 mil.

UNIT	MBOL	A	A1	A2	b	b1	с	c1	D	Е	E1	e	L	L1	у	Θ
	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	-	0°
mm	Nom.	1.10	0.10	1.00	-	_	_	_	18.41	10.16	11.76	0.80	0.50	0.80	_	-
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	-	0°
inch	Nom.	0.0433	0.004	0.039	-	_	_	_	0.725	0.400	0.463	0.0315	0.0197	0.0315	_	-
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°


18 **Rev. 3.0**

SECTION A-A



CS18FS1616(3/5/W) CS16FS1616(3/5/W)

48L-TSOP1-12x20mm



Note: Plating thickness spec: $0.3 \text{ mil} \sim 0.8 \text{ mil}$.


	Taking distances spec . s.s iiii s.s iiii.															
UNIT	MBOL	A	Al	A2	ь	bl	c	cl	D	Е	e	HD	L	Ll	у	Θ
	Min.	1.00	0.05	0.95	0.17	0.17	0.10	0.10	18.30	11.90	0.40	19.80	0.50	0.70	-	0°
mm	Nom.	1.10	0.10	1.00	0.22	0.20	-	-	18.40	12.00	0.50	20.00	0.60	0.80	-	-
	Max.	1.20	0.15	1.05	0.27	0.23	0.21	0.16	18.50	12.10	0.60	20.20	0.70	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.007	0.007	0.004	0.004	0.720	0.468	0.016	0.780	0.0197	0.0275	-	0°
inch	Nom.	0.0433	0.004	0.039	0.009	0.008	ı	-	0.724	0.472	0.020	0.787	0.0236	0.0315	-	-
	Max.	0.0473	0.006	0.041	0.011	0.009	0.008	0.006	0.728	0.476	0.024	0.795	0.0276	0.0355	0.004	8°

19 **Rev. 3.0**





CS18FS1616(3/5/W) CS16FS1616(3/5/W)

48ball mini-BGA-6x8mm (ball pitch: 0.75mm)



	BALL PITCH e = 0.75											
D E N D1 E1												
8.0 6.0 48 5.25 3.75												





NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

20 **Rev. 3.0**